The a -Si TFT with the channel -passivated layer shows hieh mobility and low threshold-voltage conpared sith the conventional TFT. The F max-t vs. channelIensth relations indicate the existence of the induced n-channel under the drain/ channel-passivation overlap region for Vs(Vd. The induced-channel shortens the effective channel-Iength to increase the observed nobility, and that suppresses the hole-iniection fron drain-electrode in Ve(0V. OptinizLng, the conditions of depositine a-Si(i) layer, the off-current at Vs=-20V decreases lower than 10-t"4,
Introduction
The a-Si TFT's have been widely used in active-natrix liquid crystal displays (LCD's) [1] , The requirenents of a-Si TFT's for TFT/ LCD's are high on-current for signal-charging, low off-current(Ioff) for sienal-holdins [2] , Iow threshold-voltaee(Vt) for reducing driving voltage and snall Vt-shift for reliability [3] , Several types of structures have been proposed on the a-Si TFT'sr so far. The inverted-gatestaggered a-Si TFT with the channel-passivated (CHP) layer has advantases of high mobility t4l and low off-current. Hocever, it is not always clear why the CHP -TFT has these nerits. Recently, the overlap -effects of CHP -TFT's were calculated using tuo-dinensional conputer sinulations [5] . l{e studied experinentally sone anbiguous points to estimate the mobility ( p ), the Vt and the Ioff in the CHP-TFT's. Such conditions as the applied -voltages on the gate (Vs) and drain electrodes (VA) Fig. 2 and Fig. 5'   3 .3 Off-current of the CHP-TFT's Discussing the off-current of a-Si TFT' se should distinsuish the two tyPes of offcurrents. One has the dePendence on Vg due to the rising of the hole-current, another has not the dependence on Vs due to sinple leakage currents such as the surface or boundary leakage current. In the conventional TFT's, it is difficult to achieve the off -currents loser than L0-'" A at Vs = -20 V and Vd = 10 V' although it is easier to achieve at Vg = -5 V. Becauser the conventional TFT's have a strong electric field around the edge of drain electrode and the hole -injection easily occur, However, the CHP -TFT's have a eeak electric field under the drain -electrode due to the electrical shield -effect of the A 0L region. lloreover, the induced n -channel of the A 0L region blocks the hole-iniection fron drainelectrode under negative gate bias. Consequently, the hole-iniection in the CHP-TFT's will be suppressed louer level than the conventionaf TFT. Fig. 6 shows the dePendence of the Ioff-values at Vg = -20 V on deposition tenperature of a-Si (i) layer. As was expected, the loff-value is kept lower than 10-t " A in the range lower than 230C. Hosever, in the range hisher than 240 T, , the Ioff -value increases exponentially with the deposition tenperature of a -Si (i) Iayer. This fact is explained as follows: the increase of acceptor levels in a -Si (i) layer due to the hvdrogen release fron this layer makes easy the holeinjection fron the a-Si(n*)Iayer under drainelectrode. In Fig. 6rthe 
